- 您现在的位置：买卖IC网 > Sheet目录369 > W9725G6KB-25I (Winbond Electronics)IC DDR2 SDRAM 256MBIT 84WBGA
W9725G6KB
10.11.2 AC Characteristics and Operating Condition for -25/25I/25A/25K/-3 speed grade
Notes: 1-3 and 45-47 apply to the entire table
SYM.
SPEED GRADE
Bin(CL-t RCD -t RP)
DDR2-800
(-25/25I/25A/25K)
5-5-5/6-6-6
DDR2-667
(-3)
5-5-5
UNITS 25 NOTES
PARAMETER
MIN.
MAX.
MIN.
MAX.
t RCD
t RP
t RC
t RAS
t RFC
Active to Read/Write Command Delay Time
Precharge to Active Command Period
Active to Ref/Active Command Period
Active to Precharge Command Period
Auto Refresh to Active/Auto Refresh command
period
-40°C ≤ T CASE ≤ 85°C*
12.5
12.5
57.5
45
75
?
?
?
?
70000
?
7.8
15
15
60
45
75
?
?
?
?
70000
?
?
nS
nS
nS
nS
nS
μ S
23
23
23
4,23
5
5
t REFI
Average periodic
refresh Interval
0°C < T CASE ≤ 85°C
85°C < T CASE ≤ 95°C
95°C < T CASE ≤ 105°C*
?
?
?
7.8
3.9
3.9
?
?
?
7.8
3.9
?
μ S
μ S
μ S
5
5,6
5,6
t CCD
CAS to CAS command delay
2
?
2
?
n CK
t CK(avg) @ CL=3
5
8
5
8
nS
30,31
t CK(avg) Average clock period
t CK(avg) @ CL=4
t CK(avg) @ CL=5
3.75
2.5
8
8
3.75
3
8
8
nS
nS
30,31
30,31
t CK(avg) @ CL=6
t CH(avg) Average clock high pulse width
t CL(avg) Average clock low pulse width
2.5
0.48
0.48
8
0.52
0.52
?
0.48
0.48
?
0.52
0.52
nS
t CK(avg)
t CK(avg)
30,31
30,31
30,31
t AC
DQ output access time from CLK/ CLK
-400
400
-450
450
pS
35
t DQSCK DQS output access time from CLK / CLK
-350
350
-400
400
pS
35
t DQSQ
t CKE
t RRD
t FAW
t WR
t DAL
t WTR
t RTP
DQS-DQ skew for DQS & associated DQ signals
CKE minimum high and low pulse width
Active to active command period for 1KB page size
Four Activate Window for 1KB page size
Write recovery time
Auto-precharge write recovery + precharge time
Internal Write to Read command delay
Internal Read to Precharge command delay
?
3
7.5
35
15
WR + tn RP
7.5
7.5
200
?
?
?
?
?
?
?
?
3
7.5
37.5
15
WR + tn RP
7.5
7.5
240
?
?
?
?
?
?
?
pS
n CK
nS
nS
nS
n CK
nS
nS
13
7
8,23
23
23
24
9,23
4,23
t IS (base) Address and control input setup time
t IH (base) Address and control input hold time
175
250
?
?
200
275
?
?
pS
pS
10,26,
40,42,43
11,26,
40,42,43
t IS (ref)
t IH (ref)
t IPW
t DQSS
t DSS
t DSH
t DQSH
t DQSL
Address and control input setup time
Address and control input hold time
Address and control input pulse width for each input
DQS latching rising transitions to associated clock
edges
DQS falling edge to CLK setup time
DQS falling edge hold time from CLK
DQS input high pulse width
DQS input low pulse width
375
375
0.6
-0.25
0.2
0.2
0.35
0.35
?
?
?
0.25
?
?
?
?
400
400
0.6
-0.25
0.2
0.2
0.35
0.35
?
?
?
0.25
?
?
?
?
pS
pS
t CK(avg)
t CK(avg)
t CK(avg)
t CK(avg)
t CK(avg)
t CK(avg)
10,26,
40,42,43
11,26,
40,42,43
28
28
28
* -40°C ≤ T CASE ≤ 85°C is for 25I/25A/25K grade only, 95°C < T CASE ≤ 105°C is for 25K grade only.
Publication Release Date: Sep. 03, 2012
- 45 -
Revision A03
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
W972GG6JB-3I
IC DDR2 SDRAM 2GBITS 84WBGA
W9751G6IB-25
IC DDR2-800 SDRAM 512MB 84-WBGA
W9751G6KB-25
IC DDR2 SDRAM 512MBIT 84WBGA
W9812G6JH-6I
IC SDRAM 128MBIT 54TSOPII
W9816G6IH-6I
IC SDRAM 16MBIT 50TSOPII
W9825G6JH-6I
IC SDRAM 256MBIT 54TSOPII
W9864G6JH-6I
IC SDRAM 64MBIT 54TSOPII
WM-5614
CABINET WALL MOUNT 37.25X17.9"
相关代理商/技术参数
W9725G6KB25I TR
制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X16, IND TEMP
W9725G6KB25K
制造商:WINBOND 制造商全称:Winbond 功能描述:DLL aligns DQ and DQS transitions with clock, Data masks (DM) for write data, Write Data Mask
W9725G6KB-3
制造商:WINBOND 制造商全称:Winbond 功能描述:DLL aligns DQ and DQS transitions with clock, Data masks (DM) for write data, Write Data Mask
W9725G8JB
制造商:WINBOND 制造商全称:Winbond 功能描述:8M ? 4 BANKS ? 8 BIT DDR2 SDRAM
W9725G8JB25
制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 256M-Bit 32Mx8 1.8V 60-Pin WBGA
W9725G8JB25I
制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 256M-Bit 32Mx8 1.8V 60-Pin WBGA
W9725G8JB25ITR
制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X8, IND TEMP
W9725G8JB25TR
制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X8